Reliability of high-performance monolayer MoS2 transistors on scaled high-κ HfO2

Reliability of high-performance monolayer MoS2 transistors on scaled high-κ HfO2

Results

Gate stack requirements for high-performance 2D scaled FETs

A comparison between amorphous HfO2 and crystalline hBN dielectric for scaled FETs is illustrated in Fig. 1a. Identifying the optimal insulator for 2D materials necessitates a comprehensive understanding of the gate stack requirements for high-performance scaled FETs. These requirements include low gate leakage current, an equivalent oxide thickness (EOT) of less than 1 nm, a low interface trap density (Dit) of less than 1011 cm−2eV−1 (SS < 70 mV/dec), a low active oxide trap density (Dot) of less than 1018 cm−3eV−1, high breakdown voltage, and manufacturing compatibility12,19,20,26. Interface traps (Dit), which typically have fast trapping/de-trapping rates, can degrade not only SS but also mobility and leakage current due to impurity scattering and trap-assisted tunneling. Typically, these interface traps can be either donor or acceptor-like, determined by their thermodynamic trap level position with respect to the Fermi level, as shown in Fig. 1a. In contrast, border traps (Dot) in the gate oxide close to the channel determine the long-term stability and reliability of FETs19,20,25. Similar to interface traps, the border traps in the oxide can be either donor or acceptor-like, as shown in Fig. 1a. These border traps are energetically aligned within distinct defect bands that are broader in amorphous oxides such as SiO2 and HfO2 but are more discretely distributed in degenerate energy levels in crystalline insulators. For example, in hexagonal boron nitride (hBN), the overall density of border traps is significantly reduced. As a result, TMD devices on hBN are expected to outperform those on HfO2 gate dielectrics in terms of reliability. To uncover the reliability physics of devices on ALD ultra-thin HfO2 (6 nm) gate dielectrics, we fabricated 2D 1L-MoS2 FETs and employed various electrical characterization methods to understand degradation mechanisms. Detailed fabrication and electrical characterization are provided in Methods.

Fig. 1: Gate stack requirements for high-performance 2D scaled FETs.
Reliability of high-performance monolayer MoS2 transistors on scaled high-κ HfO2

a Comparison between high-κ HfO2 and crystalline hBN dielectric for scaled FETs. b Schematics of a 1L-MoS2 FET on high-κ HfO2. c IDVG, and d IDVD of 1L-MoS2 FETs on high-κ HfO2 with WCH of 30 nm and LCH of 180 nm. The inset is a scanning electron microscopy (SEM) image of nanoribbon 1L-MoS2 material after patterning. e Hysteresis characterization of a long-channel device (LCH = 780 nm) on high-κ HfO2 across varying VG sweep ranges.

Full size image

Supplementary Fig. 1 outlines the fabrication process of 1L-MoS2 n-type FETs. Figure 1b depicts a schematic and an SEM image of a device, respectively. A representative 1L- MoS2 FET, with an EOT of approximately 1.5 nm, a channel length (LCH) of 180 nm, and a channel width (WCH) of 30 nm, achieved a high on-current of approximately ION = 485 µA/µm at VD = 1 V and VOV = 2 V, as illustrated in Fig. 1c, d. This remarkable on-current and superior off-state (SS < 100 mV/dec and low leakage current) can be attributed to the superior electrostatics of our scaled high-k gate stack12,18. To understand the device stability, we first performed hysteresis measurements, since both hysteresis and bias temperature instability (BTI) can elucidate the microscopic origin in the charge state of border traps23,27,28,29,30. Figure 1e shows the hysteresis characterization of a long-channel device (LCH = 780 nm) with varying VG sweep ranges. Notably, hysteresis increases as the end-scan voltage becomes more negative, implying that the Fermi level in the deep off-state (VG = −1.5 V) is adjacent to a defect band in the insulator while the hysteresis is relatively small (~20 mV) when VG is scanned from 3.5 V to 0.5 V. In addition, we did not observe significant differences in hysteresis behavior between devices with different channel lengths. This observation aligns with predictions from a defect band model, as illustrated in the band diagram (Fig. 1a), where the gray window in the 2D channel refers to the Fermi-window moving from the on-state to the off-state. It is crucial to select an insulator whose defect bands, if any, are energetically far away from the conduction band edge of the semiconductor channel. Thus, employing high-κ HfO2 dielectrics in 2D MoS2 devices helps improve the reliability of 2D FETs.

Positive bias temperature stress (PBTS)

Figure 2a, b shows the time evolution of transfer characteristics (IDVG) of 1L-MoS2 FETs under a PBTS of 3 V at 295 K and 360 K, respectively. Figure 2c, d summarizes the resulting ΔVTH of temperature and field-dependent PBTS. Surprisingly, the FETs exhibit an anomalous positive-to-negative transition in ΔVTH at 295 K. A pronounced negative ΔVTH is apparent under a 3 V PBTS at 360 K, implying a strong field and temperature-dependent activation of donor-trap formation. Notably, this two-stage degradation phenomenon observed at 295 K has been reported for oxide semiconductors (OS) FETs31,32,33,34 and is for the first time reported here for 2D semiconductors. The two-stage ΔVTH has been proposed to originate from a two-component degradation process. The initial positive ΔVTH is typically attributed to electron trapping at the channel/oxide interface (NIT) or within the oxide (NOT)35,36. Subsequently, a shift to negative ΔVTH is associated with the possible generation of donor-like states via hydrogen (H) interaction31,32,33,34. Note that an interplay between different types of defects has already been observed for 2D FETs37. However, a two-stage voltage shift has not previously been observed. The ΔSS data under PBTS (VG = 3 V) at 360 K, as depicted in Supplementary Figure 2a, suggests that this donor-like trap generation is more likely due to interface trap (Dit) generation instead of bulk or border trap generation as evident from increasing ΔSS with increasing stress time. Consequently, these newly generated donor-like traps should occur inside the channel and not the bulk insulator. It is important to highlight that, given the intrinsic nature of 2D FETs being “interface-only” transistors, defects in the channel can essentially be regarded as interface traps. A recovery test was also performed after subsequent stress with a VG of 0 V for 2000 s, as shown in Supplementary Fig. 2b. The ΔVTH results of recovery cycles after PBTS (VG = 3 V) at 360 K imply such donor-like trap generation is permanent and unrecoverable. More detailed studies using an extended measure-stress-measure (eMSM) technique to extract the permanent component (P) and recoverable component (R) are needed38,39,40.

Fig. 2: Positive bias temperature stress (PBTS).
figure 2

Evolution of IDVG characteristics under gate bias stress of 1L-MoS2 LBG FETs under PBTS condition (VG = 3 V) from 0 s to 1000 s at a room temperature 295 K and b elevated temperature 360 K. ΔVTH (t) for various PBTS conditions at c 295 K and d 360 K.

Full size image

Reliability modeling and analysis of 1L-MoS2 FETs on HfO2 dielectric

Such two-stage ΔVTH shift can be explained by considering the reaction and diffusion of hydrogen due to residual hydrogen atoms in the low-temperature grown ALD oxide layer33,34 and electron trapping in existing border traps, as shown in the band diagram (Fig. 3a). In particular, hydrogen can penetrate into a 2D channel and react with sulfur, forming sulfur vacancies. These vacancies act as newly generated donor traps. A similar phenomenon has been identified in high-hydrogen-concentration SiO2 gate dielectrics41, while it is first reported here for ALD HfO2. With this qualitative understanding, we can quantitatively model the two-state ΔVTH by a two-component degradation32. The observed changes in ΔVTH can consistently be modeled across PBTS data in Fig. 2 using an uncorrelated sum of these two components, i.e.,

$$Delta {V}_{{th}}left(tright)equiv {V}_{{tr}}^{+}left(tright)-{V}_{{dt}}^{-}left(tright)={B}_{{tr}}log left(frac{t}{{tau }_{{tr}}}right)-{C}_{{dt}}left(1-{e}^{{-left(frac{t}{{tau }_{{dt}}}right)}^{beta }}right)$$
(1)

where ({B}_{{tr}}) and ({C}_{{dt}}) are voltage- and temperature-dependent prefactors of electron trapping in pre-existing states and donor-trap formation, respectively. The corresponding characteristic time-scale factors, ({tau }_{{tr}}) and ({tau }_{{dt}}), also depend on voltage and temperature, while the power exponent β does not. The stretched-exponential functional form for donor-trap formation is empirical, but its general form and the exponent β can be physically justified32. Note that although the model is empirical, similar to the Reaction-Diffusion (RD) model, this simplified model remains widely used for reliability modeling in advanced devices like FinFETs42,43,44 and oxide transistors32,33,34,45. Figure 3b, c presents the fitting results for PBTS (VG = 3 V) at 295 K and 360 K, expressed as (Delta {V}_{{th}}left(tright)={V}_{{tr}}^{+}left(tright)-{V}_{{dt}}^{-}left(tright)). Notably, ({V}_{{tr}}^{+}left(tright)) increases with an increasing vertical electric field. The negative contribution from the donor traps, denoted as ({V}_{{dt}}^{-}left(tright)), is relatively small at low PBTS of VG = 2.5 V (Supplementary Fig. 3a, b, dotted blue line) but significantly increases at high PBTS and 360 K (Fig. 3b, c, dotted red line). This suggests a strong field and temperature dependence of the donor-trap formation, i.e., ({tau }_{{dt}}(T)={tau }_{0}{e}^{left(frac{{E}_{tau }}{{kT}}right)})360.38–0.39, τ0 = 79–81 μs, and Eτ = 0.46–0.47 eV are determined by fitting, in line with Eτ = 0.48 eV reported in In2O332). This phenomenon can be explained by the enhanced release of hydrogen atoms from HfO2 at higher VG, considering the high hydrogen concentration in low-temperature ALD dielectrics33,34. Additionally, the elevated temperature accelerates the chemical reaction of creating shallow donor levels. Note that any superposition of positive and negative components can produce a good fit. Therefore, the data set is designed to fit PBTS at different temperatures (Fig. 3b, c), where the donor trap generation is strongly temperature-activated46.

Fig. 3: Reliability modeling and analysis of 1L-MoS2 FETs on HfO2 dielectric.
figure 3

a Band diagram of 1L-MoS2 FETs on HfO2 dielectric during PBTS and HCD. Decomposition of ΔVTH under PBTS at 295 K with VG = 3 V b at 295 K and c at 360 K. Decomposition of ΔVTH at 360 K under HCD with d VG = 2.5 V, VD = 1.5 V and e VG = 2.5 V, VD = 2 V. f NBTS fitting results of ΔVTH (t) at 295 K with VG = −2 and −2.5 V.

Full size image

In addition to hydrogen-related donor state generation, the abnormal PBTS observed in HfO2-based devices could be caused by a variety of factors, including oxide defects on both the gate and channel sides and potential contamination from mobile impurities due to the wet transfer process. However, we can rule out gate-side defects and contaminations from the transfer process for the following reasons. First, gate-side defects are unlikely to be the primary cause of the abnormal ΔVTH shift. This is supported by the fact that the subthreshold slope (ΔSS) coincides with the ΔVTH shift during PBTS as shown in Supplementary Fig. 2, suggesting that the donor-like trap generation is more likely related to interface trap generation rather than gate-side defects. Secondly, comparing the PBTS behavior of hBN-based devices and HfO2-based devices (Supplementary Fig. 1), both of which used the same wet transfer process, suggests that impurities from the transfer process are not the main cause of the abnormal PBTS observed in HfO2-based devices. This is further supported by the absence of this abnormal behavior in hBN devices.

Figure 3d, e illustrates that hot carrier degradation (HCD) under different VG and VD conditions can be interpreted via Eq. (1) as well. The ({V}_{{dt}}^{-}left(tright)) component is characterized by a voltage- and temperature-independent time exponent (β0.38–0.39). Interestingly, positive PBTS induces a more pronounced negative shift compared to HCD. This is ascribed to the higher and more uniform vertical field induced by strong PBTS, a feature arising from the atomically-thin channel relative to its length – a critical distinction from classical devices. While hot carrier degradation (HCD) in silicon FETs is regarded as a primary reliability concern in scaled devices, our understanding of HCD in 2D material-based devices remains limited47. There is an urgent need for more comprehensive reliability modeling and experimental investigations to elucidate the underlying physics of HCD degradation. This is especially crucial considering that the atomic thinness of 2D materials might render them particularly susceptible to hot carrier-triggered dissociation. To summarize, the data decompositions we performed demonstrate the versatility of Eq. (1) in describing both PBTS and HCD through combinations of the two degradation components. The similarities between PBTS and HCD concerning voltage and temperature dependence imply that similar mechanisms are likely driving these phenomena. The time evolution of transfer characteristics (IDVG) of 1L-MoS2 FETs and ΔVTH during stress and recovery cycles under a HCD of VD = 1.5 and 2 V at 360 K can be seen in Supplementary Fig. 4.

For NBTS, as depicted in Fig. 3f, ΔVTH can be described only by ({V}_{{th}}left(tright)equiv -{V}_{{tr}}^{-}left(tright)=-{B}_{{tr}}log left(frac{t}{{tau }_{{tr}}}right)), which implies electron de-trapping from pre-existing defects in the dielectric. Notably, ({V}_{{tr}}^{-}left(tright)) increases with an increasing vertical electric field, similar to PBTS. This absence of ({V}_{{dt}}^{-}left(tright)) in NBTI suggests that the H interaction exhibits a polarity dependence. One possible explanation is that positively charged H can react with sulfur in 1L-MoS2, creating donor-like sulfur vacancies. In contrast, in the case of NBTS, the positively charged H cannot react and diffuse into the 1L-MoS2, as shown in the band diagram (Fig. 3a). Supplementary Fig. 5a, b displays the detailed time evolution of transfer characteristics (IDVG) of 1L-MoS2 FETs under a NBTS of −2 V at 295 K and 360 K. The ΔSS data under NBTS (VG = −2 V and VG = −2.5 V) at 295 K is shown in Supplementary Fig. 5c. In contrast to the ΔSS data under PBTS (VG = 3 V) at 360 K, as shown in Supplementary Fig. 2a, ΔSS in NBTS remains unchanged, indicating that NBTS and PBTS have fundamentally different physical origins.

Reliability mechanisms and benchmark

To investigate the physical origin of this observed donor state generation during PBTS, we have performed Elastic Recoil Detection Analysis (ERDA) characterization to measure the levels of hydrogen in ALD HfO2, as shown in Fig. 4a and Supplementary Fig. 6. More details on ERDA characterization are provided in Methods. From this analysis, we found that hydrogen accounts for ~2% in atomic fraction, as illustrated in Fig. 4a and Supplementary Fig. 6. In addition to hydrogen, we also observed a small amount of carbon residuals, which could come from the precursors or the photoresist during lithography. Interestingly, our analysis showed that the tetrakis(dimethylamido)hafnium (TDMAH) precursor used in ALD HfO2 contains approximately five times higher levels of hydrogen compared to the HfCl4 precursor. These findings suggest that hydrogen is more likely responsible for the observed donor-like state generation due to its strong absorption and diffusion through 2D monolayer, according to some previous works14. Similar findings on hydrogen-induced anomalous NBTS have been reported in recent studies on oxide semiconductor-based transistors1,2,3,4.

Fig. 4: Reliability mechanism of 1L-MoS2 FETs with HfO2 gate dielectric.
figure 4

a Characterization of hydrogen concentration by elastic recoil detection analysis (ERDA). b Schematics of hydrogen-assisted donor state generation within MoS2 channel. c Benchmarking of reliability of 2D FETs with different gate dielectrics. Four potential dielectric stacks and process optimization to further improve device reliability.

Full size image

Figure 4b illustrates how hydrogen-assisted donor states, such as sulfur vacancies, are generated. Before stress is applied, we assume that the 2D semiconductor has no intrinsic defects, and the Fermi level aligns at the charge-neutral position. Note that the distribution of the density of states (DOS) depends on the band structure and dimensionality of materials. During stress, the Fermi level moves deeper into the conduction band, creating mobile carriers in the channel. Simultaneously, donor state generation occurs, possibly due to hydrogen drifting and moving into the channel and reacting with sulfur to form sulfur vacancies. Note that for PBTS, the most likely H diffusion is a positive ion due to lower formation energy48. After stress is applied, to maintain charge neutrality, the Fermi level settles between the donor states and the conduction band. These donor states are associated with positively charged states due to the thermal broadening of the Fermi distribution. This explains why the donor state generation can be regarded as positively charged (negative shift of VTH), which in turn affects the subthreshold slope (SS). Many studies using density functional theory (DFT) calculations have shown that sulfur vacancies are the most common defects in 2D TMDs49,50. Additionally, scanning tunneling microscopy (STM) clearly shows the donor states around sulfur vacancies51.

Discussion

To further confirm the H-related donor trap generation in ALD high-κ dielectrics, we have performed the same reliability characterization from above on 1L-MoS2 FETs using exfoliated hBN as the dielectric. The detailed time evolution of IDVG of devices under a PBTS and HCD can be seen in Supplementary Fig. 7a, b. Remarkably, the two-stage ΔVTH shift is entirely absent in both PBTS and HCD, even at elevated temperatures (Supplementary Fig. 7c). It is worth to note that the reliability characterization of 1L-MoS2 FETs on thick hBN (around 90 nm) has been previously reported22.

Figure 4c shows a benchmark plot, illustrating the reliability of 2D TMD FETs with various gate dielectrics. In general, 1L-MoS2 FETs on scaled high-k HfO2 demonstrate better stability than on thicker dielectrics. In our analysis of reliability mechanisms, as depicted in Figs. 3a and 4b, we find that interface trap generation plays a crucial role in crystalline insulators, while in ALD high-κ dielectrics, a combination of electron trapping in pre-existing defects and hydrogen-assisted donor trap generation primarily contributes to degradation. Fabrication-related defects represent another degradation factor in ALD high-κ dielectrics, which cannot be purely explained by the defect band theory of dielectrics25. Consequently, steps towards enhancing stability should include optimization of the ALD process and strategic tailoring of the defect band’s position25. Further improvement in ALD dielectric processes with dual-gate encapsulation and interfacial layer engineering is key for the reliability of 2D FETs to meet commercial technology standards.

In conclusion, we systematically characterize PBTS, HCD, and NBTS to elucidate the degradation mechanisms of 1L-MoS2 FETs using scaled high-κ HfO2 and crystalline h-BN as dielectrics. Our detailed analysis and modeling highlight the significant role of the gate dielectric and its interface on 2D TMD reliability. It is not only the electron trapping but also the hydrogen-assisted donor trap generation that significantly impacts the stability of 1L-MoS2 FETs on high-κ HfO2. In contrast, for devices utilizing h-BN dielectric, the reliability is predominantly determined by interface trap generation, mirroring the behavior observed in silicon transistors. These findings collectively indicate that high-performance 2D monolayer transistors can achieve acceptable reliability by optimizing the ALD process and selecting the most favorably matched 2D channel/3D oxide combinations. Further investigation is essential for other promising insulators and 2D channel combinations for p-FETs, such as the Al2O3/HfO2 gate stack on WSe2.

Methods

Material

1L-MoS2 film was purchased from 2D semiconductor cooperation.

Device fabrication on scaled ALD HfO2

The fabrication starts with patterning of a 3 nm Cr/ 12 nm Au local bottom gate (LBG), followed by the deposition of 6 nm ALD HfO2 at 200 °C (κ ~ 15 and EOT ~ 1.5 nm), serving as the bottom gate dielectric. Subsequently, 1L-MoS2 crystals are wet-transferred onto the LBG substrate. To define the FET channel, we utilize reactive ion etching with Cl2/O2 at a power of 40 W for 15 seconds. 60 nm Ni source/drain (S/D) contacts are patterned using e-beam lithography and e-beam evaporation. The detailed steps can be seen in Supplementary Fig. S1.

Device fabrication on exfoliated hBN

We mechanically exfoliated multi-layer hBN flakes from bulk hBN crystal, purchased from 2D Semiconductors, on polydimethylsiloxane stamps in an argon-filled glovebox. Subsequently, a custom-built dry transfer tool was employed to transfer the hBN on top of the LBG. The remaining device fabrication is similar to the one described in the above section.

Electrical measurements

The DC electrical measurements were performed in a probe station under vacuum (~1 × 10−5 torr) at room temperature. The reliability characterization is carried out under the same vacuum conditions at both room temperatures 295 K and 360 K for accelerated testing purposes and leverages stress-measure-stress (SMS) and recovery techniques. VTH–values are extracted using the constant current method at ID = 0.1 µA/µm at VD = 0.1 V.

Elastic recoil detection analysis (ERDA)

The ERDA is a technique used to determine the depth profiles of elemental concentrations in thin films using ion beams. This ion beam analysis technique allows us to probe the atomic areal densities. The results are reported in units of 1015 atoms/cm2. The compositions are based on the slab regions as indicated with vertical lines in the depth-profile spectrum. Note that the concentrations refer to atomic fractions: i.e., at%, not weight %.

Related Articles

Mapping the energy-momentum dispersion of hBN excitons and hybrid plasmons in hBN-WSe2 heterostructures

Heterostructures obtained by combining two-dimensional (2D) sheets are widely investigated as a platform for designing new materials with customised characteristics. Transition metal dichalcogenides (TMDCs) are often combined with hexagonal boron nitride (hBN) to enhance their excitonic resonances. However, little is known about how stacking affects excitons and plasmons in TMDCs or their mutual interactions. Here, we combine momentum-resolved electron energy-loss spectroscopy with first-principles calculations to study the energy-momentum dispersion of plasmons in multi-layer WSe2-hBN heterostructures as well as in their isolated components. The dispersion of the high-momentum excitons of hBN, alone and in combination with WSe2, is mapped across the entire Brillouin zone. Signatures of hybridisation in the plasmon resonances and some of the excitons suggest that the contribution of hBN cannot be neglected when interpreting the response of such a heterostructure. The consequences of using hBN as an encapsulant for TMDCs are also discussed.

Transient dynamics and long-range transport of 2D exciton with managed potential disorder and phonon scattering

Two-dimensional excitons, characterized by high binding energy and valley pseudospin, are key to advancing photonic and electronic devices through controlled spatiotemporal dynamics of exciton flux. However, optimizing excitonic transport and emission dynamics, considering potential disorder and phonon scattering, requires further research. This study systematically investigates the effects of hexagonal boron nitride (hBN) encapsulation on semiconductor monolayers. Time-resolved photoluminescence (TRPL) and femtosecond pump-probe techniques reveal that encapsulation reduces excitonic radiative lifetime and enhances exciton-exciton annihilation, due to increased dielectric screening, which enlarges the Bohr radius and decreases binding energy. It also manages phonon scattering and thermal fluctuations, confirming non-monotonic temperature effects on emission and diffusion. The reduced disorder by hBN leads to a lowered optimized temperature from 250 K to 200 K, concurrently resulting in a doubled enhancement of the effective exciton diffusion coefficient. These findings highlight the importance of thermal and dielectric environmental control for ultrafast 2D exciton-based devices.

Solution-processable 2D materials for monolithic 3D memory-sensing-computing platforms: opportunities and challenges

Solution-processable 2D materials (2DMs) are gaining attention for applications in logic, memory, and sensing devices. This review surveys recent advancements in memristors, transistors, and sensors using 2DMs, focusing on their charge transport mechanisms and integration into silicon CMOS platforms. We highlight key challenges posed by the material’s nanosheet morphology and defect dynamics and discuss future potential for monolithic 3D integration with CMOS technology.

Mobility and threshold voltage extraction in transistors with gate-voltage-dependent contact resistance

The mobility of emerging (e.g., two-dimensional, oxide, organic) semiconductors is commonly estimated from transistor current-voltage measurements. However, such devices often experience contact gating, i.e., electric fields from the gate modulate the contact resistance during measurements, which can lead conventional extraction techniques to estimate mobility incorrectly even by a factor >2. Although this error can be minimized by measuring transistors at high gate-source bias |Vgs|, this regime is often inaccessible in emerging devices that suffer from high contact resistance or early gate dielectric breakdown. Here, we propose a method of extracting mobility in transistors with gate-dependent contact resistance that does not require operation at high |Vgs|, enabling accurate mobility extraction even in emerging transistors with strong contact gating. Our approach relies on updating the transfer length method (TLM) and can achieve <10% error even in regimes where conventional techniques overestimate mobility by >2×.

Advancements in 2D layered material memristors: unleashing their potential beyond memory

The scalability of two-dimensional (2D) materials down to a single monolayer offers exciting prospects for high-speed, energy-efficient, scalable memristors. This review highlights the development of 2D material-based memristors and potential applications beyond memory, including neuromorphic, in-memory, in-sensor, and complex computing. This review also encompasses potential challenges and future opportunities for advancing these materials and technologies, underscoring the transformative impact of 2D memristors on versatile and sustainable electronic devices and systems.

Responses

Your email address will not be published. Required fields are marked *